The memory operation of a self-assembled InAs quantum dot heterostructure field effect transistor (FET) is presented. The amount of trapped electrons in the quantum dots determines the gate-source capacitance and the drain current at a gate bias. In capacitance-voltage (C-V ) measurement at low frequency, the quantum dots respond to the signal and a difference of capacitance was observed. These results imply that the memory operation is due to the charge trapping effect of InAs quantum dots.
Introduction
InAs quantum dots (QDs) have received much attention because of their importance in both electrical and optical device applications. Intersubband transition in embedded InAs QDs enables the possibility of realization of a long wavelength photodetector. 1) Recently, InAs QDs have been introduced to store charge and function as memory devices.
2) Some devices in which electrons are transported in the vertical direction have shown a clear memory effect of InAs QDs. 3, 4) In this study, we investigated the InAs QDs memory effect in a laterally transported heterojunction field effect transistor structure, which may enable room-temperature operation and is readily used in conventional circuits. The structure includes a high-speed channel for current conduction as well as InAs QD layers for carrier storage.
Experiment
We prepared our sample using molecular beam epitaxy (MBE). A GaAs/AlGaAs superlattice was grown on a semiinsulating (S.I.) GaAs substrate and then deposited on a 900-nm-thick GaAs buffer layer. An InAs/GaAs quantum dot layer of 1.75 ML thickness growth was grown and then a 5-nm-thick GaAs capping layer was deposited. This InAs QD layer growth was repeated until five layers were stacked. A 40-nm-thick Al 0.25 Ga 0.75 As layer with the doping concentration of 5 × 10 18 cm −3 was grown and then a 3-nm-thick undoped Al 0.25 Ga 0.75 As was grown as an etch stop layer for the gate recess process. Finally, 5-nm-thick GaAs with the doping concentration of 5 × 10 18 cm −3 was deposited. Figure 1 shows the proposed structure. Photoluminescence (PL) measurements of the samples were performed to verify whether the QD structure was grown well. In Fig. 2 , the peak at 1 µm shows the existence of self-assembled InAs quantum dots. We found, from the atomic force microscope (AFM) measurement, that the average height of a quantum dot is 55 Å and the average width is 250 Å. The density of the quantum dots was 3 × 10 10 cm −2 . We fabricated an InAs quantum dot heterostructure field effect transistor (FET) using this sample. AuGe/Ni/Au was evaporated for the source and the drain ohmic contacts and then rapid thermal annealing (RTA) was performed at * E-mail address: hsson@eeinfo.kaist.ac.kr 
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• C for 30 s. For device isolation, mesa etching was performed. After mesa etching, recess etching was performed in NH 4 OH : H 2 O 2 : H 2 O = 1 : 1 : 500 solution for 90 s. Ti/Pt/Au gate metal was evaporated.
The capacitance-voltage (C-V ) measurement was carried out using an HP 4275A multi-frequency LCR meter. The operation frequency was increased from 10 kHz to 10 MHz in 10 steps. The measured area was 100 µm × 100 µm. Figure 3 shows the hysteresis I DS -V GS characteristics of the device structure. After the charging process with the positive gate bias sweep, a large difference in the drain current is revealed. This results from the stored carriers in the QD layers, which are located near the 2-D electron channel. The stored electrons deplete the channel, which reduces the drain current markedly. To clarify this further, the C-V characteristics from a low frequency to a high frequency were obtained.
Results and Discussion
The capacitance of the proposed structure can be divided into three parts. The first is AlGaAs layer capacitance C 0 , the second is channel capacitance C ch , and the third is quantum dot capacitance C D . C 0 is predictable and is calculated to be 28 pF in the C-V measurement of a 100 µm× 100 µm square diode. C ch and C D can also be expressed by theoretical equations. 4, 5) When C-V measurement is performed, both the carriers in the 2-D electron channel and QD are affected by the gate bias. Thus, the parallel connection of capacitors of C ch and C QD is considered and the total capacitance equation is expressed as; where C G is the total capacitance between the gate and the source. Figure 4 shows the results of C-V measurements at a low frequency of 10 kHz. The circuit diagram in Fig. 4 shows the capacitance model of the proposed structure. In the lowfrequency range, the QD can respond to the AC signal. The slower response of the QD than that of 2-D electron channel causes the difference in the C-V hysteresis graphs.
We explain the experiment as results on the basis of eq. (1) and the inset of Fig. 4 . C ch and C QD are almost zero at a negative gate bias. Because the channel and the QD region are fully depleted. C G approaches zero following eq. (1). In the positive sweep of gate bias, carriers are supplied to the 2-D electron channel and the total capacitance is increased due to the increase of C ch and C QD . In the reverse sweep, the total capacitance C G is decreased. The carriers in a QD have a slower discharge time than those of the 2-D electron channel. In the reverse sweep, the capacitance due to QDs has a value of C QD , which is smaller than the value of C QD in a positive sweep. In Fig. 4 , the measured capacitance difference was about 2 pF at a 0 V gate bias. This also indicated that carriers were stored in QD layers. In Fig. 5 , a similar tendency is seen in the low-frequency range. However, as the measurement frequency increased, the hysteresis disappeared, as seen in Fig. 6 . This is because carriers in QDs could not fully respond to the high-frequency signal. Thus, C QD can be neglected in the total capacitance and the capacitance difference disappears. In this case, the total capacitance becomes the se- ries connection of the depletion capacitance and 2-D electron channel capacitance.
Conclusions
We demonstrated the memory operation of InAs QD FET. We learned details of the existence of InAs QDs from PL data, and the density of QDs was estimated from the AFM image. Lateral transport occurred through the parallel conduction of the 2-D channel and QD layers. This channel current, which is induced by gate bias, is strongly influenced by the charge stored in InAs QD layers. This was shown by the current hysteresis curve and the C-V measurement.
